

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8





FIG.9



NONVOLATILE MEMORY CELL BLOCK 141a




FIG.11




FIG.12




FIG.13




FIG.14




FIG.15




FIG. 16





FIG.17



80



FIG.19




FIG. 20

100




FIG. 21




FIG.22




FIG. 23




FIG. 24




FIG.25




FIG. 26




FIG. 27




FIG.28




FIG. 29




FIG.30

NONVOLATILE MEMORY CELL BLOCK		
	SELP	TEST DATA
0000h	0 0	CPU TEST DATA GROUP
1000h	1 . . . 1	D/A TEST DATA GROUP
1800h	0 0	TIMER TEST DATA GROUP
		· · ·

FIG. 31




FIG.32 1900




FIG. 33




FIG. 34 ~1900




FIG.35




FIG.36




FIG.37




FIG.38

NONVOLATILE MEMORY CELL BLOCK

	SELP	TR	TEST DATA
0000h	1 . . 1	11 . . 11	CPU TEST DATA GROUP
0800h	1 . . 1	01 . . 01	CPU TEST DATA GROUP
1000h	1 . . 1	11 . . 11	D/A TEST DATA GROUP
1800h	1 . . . 1	01 . . . 01	TIMER TEST DATA GROUP

FIG.39




FIG.40





FIG.41

NONVOLATILE MEMORY CELL BLOCK

	DL	TEST DATA
0000h	11 . . . 11	CPU TEST DATA GROUP
0800h	00 . . . 00	D/A TEST DATA GROUP

FIG. 42.




FIG. 43




FIG.44




FIG.45

NONVOLATILE MEMORY CELL BLOCK

0000h	DL	TEST DATA
	00	SERIAL TEST DATA GROUP
	01	
	10	
	11	
	.	
	.	
	.	

FIG.46




FIG.47




FIG.48

NONVOLATILE MEMORY CELL BLOCK

	SELP	TR	TEST DATA
0000h	1 : : : 1	00 : : : 00	TEST DATA GROUP USING EXTERNAL POWER
0800h	0 : : : 0	01 : : : 01	TEST DATA GROUP USING POWER OF FIRST VOLTAGE
1000h	0 : : : 0	11 : : : 11	TEST DATA GROUP USING POWER OF SECOND VOLTAGE
1800h	0 0 0 0 : : :	00 01 10 11 : : :	TEST DATA GROUP USING POWER OF VARYING VOLTAGE
	. : : .	. : : .	. : : .

FIG. 49

MEMORY TESTER

INPUT SIGNAL REFERENCE VOLTAGE GENERATOR 101

CRYSTAL OSCILLATOR 120

NONVOLATILE MEMORY MICROCOMPUTER

NONVOLATILE MEMORY

ADDRESS SIGNAL S102a

CONTROL SIGNAL S143c

ADDRESS SIGNAL S143b

EXPEC-TATION SIGNAL S141b

DATA SIGNAL S143a

MEMORY I/F

DATA S106a

CONTROL SIGNAL S106b

TEST SIGNAL S141a

POWER S2841

SELF

TEST SIGNAL S141a

TR

NONVOLATILE MEMORY

ADDRESS SIGNAL S131d

DATA SIGNAL S131c

CONTROL SIGNAL S131b

I/O SIGNAL CONTROL CIRCUIT

TEST SIGNAL S142a

TEST RESULT SIGNAL S135a

TEST RESULT SIGNAL S142b

TEST RESULT SIGNAL S143e

EXPEC-TATION

COMPARISON REFERENCE VOLTAGE GENERATOR

LOGIC COMPAR-ISON CIRCUIT

PASS/FAIL JUDGMENT CIRCUIT

TEST SIGNAL GENERATION CIRCUIT

CRYSTAL OSCILLATOR 120

INPUT SIGNAL REFERENCE VOLTAGE GENERATOR 101

NONVOLATILE MEMORY MICROCOMPUTER

NONVOLATILE MEMORY

ADDRESS SIGNAL S102a

CONTROL SIGNAL S143c

ADDRESS SIGNAL S143b

EXPEC-TATION SIGNAL S141b

DATA SIGNAL S143a

MEMORY I/F

DATA S106a

CONTROL SIGNAL S106b

TEST SIGNAL S141a

POWER S2841

SELF

TEST SIGNAL S141a

TR

NONVOLATILE MEMORY

ADDRESS SIGNAL S131d

DATA SIGNAL S131c

CONTROL SIGNAL S131b

I/O SIGNAL CONTROL CIRCUIT

TEST SIGNAL S142a

TEST RESULT SIGNAL S135a

TEST RESULT SIGNAL S142b

TEST RESULT SIGNAL S143e

EXPEC-TATION

COMPARISON REFERENCE VOLTAGE GENERATOR

LOGIC COMPAR-ISON CIRCUIT

PASS/FAIL JUDGMENT CIRCUIT

TEST SIGNAL GENERATION CIRCUIT




FIG. 50




FIG. 51




FIG.52




FIG.53

NONVOLATILE MEMORY CELL BLOCK

	SELP	TR	TEST DATA
0000h	1 : : : 1	00 : : : 00	TEST DATA GROUP WITHOUT CURRENT STANDARD
0800h	0 : : : 0	01 : : : 01	TEST DATA GROUP WITH STOP CURRENT STANDARD
1000h	0 : : : 0	11 : : : 11	TEST DATA GROUP WITH OPERATING CURRENT STANDARD

FIG. 54

The diagram illustrates a memory tester (2400) with the following components and signal paths:

- Input Signal Reference Voltage Generator (101):** Provides VIL and VIH reference voltages.
- Crystal Oscillator (120):** Provides a system clock signal S131e.
- Nonvolatile Memory Microcomputer (131):** Includes a CPU (131a), RAM (132), timer (133), and serial interface (134). It receives a control signal S120a and sends a control signal S131b.
- Port (135):** Connects the microcomputer to the I/O signal control circuit.
- A/D (136) and D/A (137):** Converters for test results.
- I/O Signal Control Circuit (142):** Manages test signals (S142a, S142b) and test results (S143a, S143b).
- Memory Unit (143):** Contains Nonvolatile Memory (2441) and Memory I/F (143b). It handles address signals (S102a, S102b, S141b, S143c), data signals (S131c, S143a), and control signals (S2444, S143c).
- Defective Address Write Control Circuit:** Manages defective addresses.
- Address Generation Circuit (102):** Generates address signals S102a and S143b.
- Comparison Reference Voltage Generator (103):** Provides a reference voltage.
- Logic Comparison Circuit (2404):** Compares test results (S143d) with the reference voltage.
- Pass/Fail Judgment Circuit (105):** Outputs a pass/fail signal.
- Test Signal Generation Circuit (106b):** Generates test signals S106a and S106b.




FIG.55A

NONVOLATILE MEMORY CELL BLOCK

TEST DATA GROUP A
TEST DATA GROUP B
TEST DATA GROUP C
TEST DATA GROUP D

FIG.55B

NONVOLATILE MEMORY CELL BLOCK

DEFECTIVE ADDRESS	DATA DELETED
TEST DATA GROUP B	
TEST DATA GROUP C	
TEST DATA GROUP D	

FIG.56




FIG. 57




FIG.58A

NONVOLATILE MEMORY CELL BLOCK

TEST DATA GROUP A
TEST DATA GROUP B
TEST DATA GROUP C
ANALYSIS PROGRAM

FIG.58B

NONVOLATILE MEMORY CELL BLOCK

DEFECTIVE ADDRESS	DATA DELETED
TEST DATA GROUP B	
TEST DATA GROUP C	
ANALYSIS PROGRAM	

FIG.59




FIG. 60




FIG.61




FIG.62




FIG. 63




FIG.65




FIG.64




FIG.66




FIG.68A

NONVOLATILE MEMORY 4641



FIG.68B

NONVOLATILE MEMORY 4741



FIG. 67




FIG.69




FIG.70




FIG.71




FIG. 72 3410

